A Robust and Low-Complexity Timing Synchronization Algorithm for ADSRC System

UTSePress Research/Manakin Repository

Search UTSePress Research


Advanced Search

Browse

My Account

Show simple item record

dc.contributor.author Anh, Huynh Trong en_AU
dc.contributor.author Kim, Jinsang en_AU
dc.contributor.author Cho, Won-Kyung en_AU
dc.contributor.author Choi, Jongchan en_AU
dc.contributor.author Lim, Kitaek en_AU
dc.contributor.author Kwak, Jaemin en_AU
dc.date.accessioned 2007-03-12T22:05:41Z
dc.date.accessioned 2012-12-15T02:29:37Z
dc.date.available 2007-03-12T22:05:41Z
dc.date.available 2012-12-15T02:29:37Z
dc.date.issued 2007-03-12T22:05:41Z
dc.identifier.uri http://hdl.handle.net/2100/122
dc.identifier.uri http://hdl.handle.net/10453/19601
dc.description.abstract In this paper, a robust, low-complexity timing synchronization algorithm suitable for 5.9 GHz Dedicated Short Range Communications (DSRC) system is proposed. The proposed method uses cross-correlation technique to detect the starting point of both a short training symbol and the guard interval of the first long training symbol. This allows the proposed algorithm to have low-complex architecture. Compared to the scheme proposed by Chang and Kelly, the proposed algorithm attains considerably higher timing synchronization performance and significantly reduced computational complexity. Simulation results show that the proposed algorithm is robust and efficient in high-mobility environments and low signal-to-noise ratio (SNR) conditions. en_AU
dc.format.extent 277874 bytes
dc.format.mimetype application/pdf
dc.language.iso en_AU
dc.title A Robust and Low-Complexity Timing Synchronization Algorithm for ADSRC System en_AU


Files in this item

This item appears in the following Collection(s)

Show simple item record